

# R&D of High-Yield Platform for LSI Circuits

<Program for Fostering Regional Innovation (Global Type) >

## Project Team

### Project Manager

Xiaoqing Wen  
(Professor, Graduate School of Computer Science and Systems Engineering, Kyushu Institute of Technology)

### Researchers

Seiji Kajihara (Professor, Graduate School of Computer Science and Systems Engineering, Kyushu Institute of Technology)

Hiroshi Koide (Associate Professor, Kyushu Institute of Technology)

Kenichi Kourai (Associate Professor, Kyushu Institute of Technology)

Kohei Miyase (Assistant Professor, Kyushu Institute of Technology)

Toshihide Takeda (Researcher, Fukuoka Industry, Science & Technology Foundation)

Shunsuke Inoue (Researcher, Fukuoka Industry, Science & Technology Foundation)

Yuta Yamato (Researcher, Fukuoka Industry, Science & Technology Foundation)

### Enterprises

Nakaya Microdevices Corporation  
Nau Data Institute

## Purpose of the Research

Yield loss due to multiple factors such as design errors, manufacture defects, and test failures of integrated circuits has become such a serious problem that it deeply threatens the semiconductor industry. In order to solve this problem, a cluster consisting of members from universities, testing houses, IT companies, and semiconductor manufactures has been formed to develop innovative technologies for high-precision fault diagnosis technology, low-power test generation, test program automatic verification, knowledge-based test failure analysis and test computation speed-up. The ultimate goal is to establish an effective yield improvement platform for semiconductor integrated circuits. This platform will help improve the competitive strength of the Japanese semiconductor industry.

## Summary of the Research

### High-Precision Fault Diagnosis Technology

- Extended X-fault model for modeling timing-related defects
- High-resolution diagnosis method for structure and timing defects

### Low-Power Test Generation Technology

- Test generation for reducing power supply noise in at-speed scan testing

### Test Program Automatic Verification Technology


- Computer-aided test program generation
- Tester-acquired-data-based test program verification

### Knowledge-Based Test Failure Analysis Technology


- Knowledge analysis and modeling of test yield analysis
- Rule base construction for test failure analysis
- High-speed inference engine for test failure analysis and feedback

### Test Computation Speed-Up Technology

- Test-application-specific parallel and distributed processing



## Final Research Goals



## Prospective Fields of Application

- High-resolution LSI failure analysis
- Efficient test failure analysis
- Expert-level solution recommendation
- Yield analysis and estimation

@

Semiconductor manufacturers  
Fables makers  
Foundries  
Testing houses  
Failure analysis firms



Information

Office  
**System LSI Division**  
**FUKUOKA INDUSTRY, SCIENCE & TECHNOLOGY FOUNDATION**  
〒814-0001 3-8-33, Momochihama, Sawara-ku, Fukuoka City  
Fukuoka Institute of System LSI Design Industry  
TEL :+81 (92) 832 7155 FAX :+81 (92) 832 1700 <http://www2.lab-ist.jp/>



Information

Cooperative support organization  
Knowledge Cluster Division, Industry-Academia Cooperation Department,  
Industry-Academia Cooperation Center  
Kitakyushu Foundation for the Advancement of Industry, Science and Technology  
〒808-0135 2F, Industry-Academia Cooperation Center  
Kitakyushu Science and Research Park  
2-1, Hibikino, Wakamatsu-ku, Kitakyushu City, Fukuoka  
TEL :+81 (93) 695 3440 FAX :+81 (93) 695 3439 <http://www.ksrp.or.jp/fais/>